Filed 11/01/18

Page 1 of 24

Case 2:18-cv-00321-JLR Document 128

JOINT CLAIM CHART AND PREHEARING STATEMENT CASE NO. 2:18-CV-00317-JLR KELLER ROHRBACK L.L.P.

1

4

678

10

1112

1314

1516

17

18 19

20

22

21

24

23

2526

Amazon case") and *SRC Labs*, *LLC v. Microsoft Corporation*, No.: 2:18-cv-00321-JLR ("the Microsoft case") for a *Markman* hearing and *Markman*-related pretrial matters (Dkt. 96<sup>1</sup>), and the Court's October 23, 2018 Order Modifying the Claim Construction Schedule (Dkt. 110).

SRC asserts four patents against Amazon and six patents against Microsoft. Two of the patents—U.S. Patent No. 7,225,324 (the "'324 patent") and U.S. Patent No. 7,620,800 (the "'800 patent")—are asserted against both Amazon and Microsoft. The remaining two patents that SRC asserts against Amazon are U.S. Patent No. 7,149,867 (the "'867 patent") and U.S. Patent No. 9,153,311 (the "'311 patent"). The remaining four patents that SRC asserts against Microsoft are U.S. Patent Nos. 6,434,687 (the "'687 patent"), 6,076,152 (the "'152 patent"), 6,247,110 (the "'110 patent"), and 7,421,524 (the "'524 patent").

#### I. SRC'S ALLEGATIONS OF INFRINGEMENT

### A. Against Amazon

The table below identifies each claim of each patent-in-suit that SRC asserts in the Amazon case, and each apparatus, product, device, process, method, act, or other instrumentality that SRC accuses of infringing each asserted claim:

Patent Number	Asserted Claims	Applicable subsection of § 271	Accused Devices
7,149,867	1, 3, 4	§271(a)	EC2 F1 Instance
7,225,324	1, 17	§271(b)	Zebra and other similar applications designed to run on EC2 F1 Instance
7,620,800	1, 17	§271(b)	Zebra and other similar applications designed to run on EC2 F1 Instance
9,153,311	1, 3, 9, 10	§271(a)	EC2 F1 Instance

SRC believes each claim limitation is literally present in the accused devices. Amazon denies that it infringes any valid and enforceable claim directly or indirectly, literally or otherwise.

JOINT CLAIM CHART AND PREHEARING STATEMENT CASE NO. 2:18-CV-00317-JLR KELLER ROHRBACK L.L.P.

<sup>&</sup>lt;sup>1</sup> Unless otherwise indicated, docket citations refer to the docket number in *SRC Labs*, *LLC v. Amazon Web Servs. Inc.*, No. 2:18-cv-00317-JLR.

## B. Against Microsoft

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

The table below identifies each claim of each patent in suit that Plaintiffs allege Microsoft is infringing, each accused apparatus, product, device, process, method, act, or other instrumentality accused of infringing each asserted claim, including for each claim the applicable statutory subsections of 35 U.S.C. § 271 asserted:

Patent Number	Asserted Claims	Applicable subsection of § 271	Accused Devices
6,076,152	1-7, 11, 12, 15,	§271(a)	Catapult v2 (Pikes Peak, Storey Peak), Catapult v3
	21		(Dragontail Peak, Longs Peak, Nicholas Peak <sup>2</sup> ),
			Catapult v4 (Storm Peak <sup>3</sup> ).
6,247,110	1-7, 11, 12, 15,	§271(a)	Catapult v2 (Pikes Peak, Storey Peak), Catapult v3
	21		(Dragontail Peak, Longs Peak, Nicholas Peak <sup>4</sup> ),
			Catapult v4 (Storm Peak <sup>5</sup> ).
6,434,687	1-5, 10-13, 18,	§271(a)	Bing (Ranking, Selection, DNN, CNN).
	25		
7,225,324	1, 8, 9, 17, 18,	§271(a)	Bing (Ranking, Selection, DNN, CNN), Brain-
	21, 22, 23		wave, Azure Accelerated Networking, Compres-
			sion (Xpress9 Level 6, Express8 Level 5), decom-
			pression, JPEG & video compression; LZ77 data
			compression, all applications running on the role or
			soft-shell portion of an FPGA in a Catapult Board.
7,421,524	1, 2, 13, 15	§271(a)	Catapult v2 (Pikes Peak, Storey Peak), Catapult v3
			(Dragontail Peak, Longs Peak, Nicholas Peak), Cat-
			apult v4 (Storm Peak).
7,620,800		§271(a)	Bing (Ranking, Selection, DNN, CNN), Brain-
	21, 22, 23		wave, Azure Accelerated Networking, Compres-
			sion (Xpress9 Level 6, Express8 Level 5), decom-
			pression, JPEG & video compression; LZ77 data
			compression, all applications running on the role or
			soft-shell portion of an FPGA in a Catapult Board.

Plaintiffs contend that each claim limitation is literally present in the Accused Devices. To the extent certain elements are not found to be literally present in the Accused Devices, and depending on the Court's construction, Plaintiffs contend the following elements may also be present

JOINT CLAIM CHART AND PREHEARING STATEMENT CASE NO. 2:18-CV-00317-JLR KELLER ROHRBACK L.L.P.

1201 THIRD AVENUE, SUITE 3200 SEATTLE, WA 98101-3052 TELEPHONE: (206) 623-1900 FACSIMILE: (206) 623-3384

<sup>&</sup>lt;sup>2</sup> Only accused to the extent it was deployed before December 17, 2017.

<sup>&</sup>lt;sup>3</sup> Only accused to the extent it was deployed before December 17, 2017.

<sup>&</sup>lt;sup>4</sup> Only accused to the extent it was deployed before December 17, 2017.

<sup>&</sup>lt;sup>5</sup> Only accused to the extent it was deployed before December 17, 2017.

under the doctrine of equivalents:

Patent Number	Claim	Term
6,076,152	1, 3, 11	Memory bank
6,247,110	1, 3, 11	Memory bank
6,076,152	1, 11	Memory addressable
6,247,110	1, 11	Memory addressable
7,421,524	1, 15	Memory module bus

Copies of the eight patents in suit are attached as Exhibits A-H and excerpts from the file histories are attached as Exhibits I-P, which are shown in the Table Below:

Exhibit A:	U.S. Patent No. 6,247,110
Exhibit B:	U.S. Patent No. 6,076,152
Exhibit C:	U.S. Patent No. 9,153,311
Exhibit D:	U.S. Patent No. 7,225,324
Exhibit E:	U.S. Patent No. 7,421,524
Exhibit F:	U.S. Patent No. 6,434,687
Exhibit G:	U.S. Patent No. 7,620,800
Exhibit H:	U.S. Patent No. 7,149,867
Exhibit I:	'110 File History (excerpted pages)
Exhibit J:	'152 File History (excerpted pages)
Exhibit K:	'311 File History (excerpted pages)
Exhibit L:	'324 File History (excerpted pages)
Exhibit M:	'524 File History (excerpted pages)
Exhibit N:	'687 File History (excerpted pages)
Exhibit O:	'800 File History (excerpted pages)
Exhibit P:	'867 File History (excerpted pages)

### II. AMAZON'S ALLEGATIONS OF INVALIDITY

Amazon contends that all asserted claims of each of the patents that SRC asserts against Amazon—the '324 patent, the '800 patent, the '867 patent, and the '311 patent—are invalid. The table below identifies the claims that Amazon alleges are invalid. Amazon served Invalidity Contentions served on July 9, 2018 and Amended Invalidity Contentions served on October 3, 2018. Included in the table below are the bases of the alleged invalidity and the relevant prior art as provided in those Contentions:

8	
9	Pater
10	'324
11	paten
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	

1

2

3

4

5

6

9	Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	'324 patent	Claims  1, 17	Bases of Invalidity  The claims are invalid under 35 U.S.C. §§ 102, 103, 112 as anticipated, obvious, indefinite, and lacking written description and/or enablement.	<ul> <li>U.S. Patent No. 6,438,747 B1 ("Schreiber")</li> <li>U.S. Patent No. 5,361,367 ("Fijany")</li> <li>U.S. Patent No. 7,139,743 B2 ("Indeck")</li> <li>U.S. Patent No. 6,675,187 B1 ("Greenberger")</li> <li>"Building and Using a Highly Parallel Programmable Logic Array," Gokhale et al., January 1991 ("Splash")</li> <li>An FPGA Implementation of Walsh-Hadamard Transforms for Signal Processing," A. Amira et al., 2001 ("Amira")</li> <li>U.S. Patent No. 5,757,959 ("Lopresti")</li> <li>U.S. Patent No. 4,698,751 ("Parvin")</li> <li>"Artificial Neural Network Implementation on a single FPGA of a Pipelined On-Line Backpropagation," R. Gadea et al, Proceedings of International Symposium on Systems Synthesis, 2000 ("Gadea")</li> <li>"Searching Genetic Databases on Splash 2," D. Hoang, 1993 ("Hoang")</li> <li>"Mapping Nested Loops to Field Programmable Gate Array Based Systems," J. Spillane and J.S.N. Jean, NAECON 1995 ("Spillane")</li> </ul>
<ul><li>25</li><li>26</li></ul>				• "Splash 2: FPGAs in a Custom Computing Machine," D.A. Buell et al., 1996 ("Buell")
				(Buch)

1 Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
2 3 4 5 6			<ul> <li>"Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective," J. Frigo et al., February 11-13, 2001 ("Streams-C")</li> <li>"PCI-based WILDFIRE Reconfigurable Computing Engines," by B. K. Fross et al., October 21, 1996 ("Fross")</li> </ul>
	1, 17	The claims are invalid under 35 U.S.C. §§ 102, 103, 112 as anticipated, obvious, indefinite, and lacking written description and/or enablement.	<ul> <li>U.S. Patent No. 5,361,367 ("Fijany")</li> <li>U.S. Patent No. 7,139,743 B2 ("Indeck")</li> <li>U.S. Patent No. 6,438,747 B1 ("Schreiber")</li> <li>U.S. Patent No. 6,675,187 B1 ("Greenberger")</li> <li>"Building and Using a Highly Parallel Programmable Logic Array," Gokhale et al., January 1991 ("Splash")</li> <li>An FPGA Implementation of Walsh-Hadamard Transforms for Signal Processing," A. Amira et al., 2001 ("Amira")</li> <li>U.S. Patent No. 5,757,959 ("Lopresti")</li> <li>U.S. Patent No. 4,698,751 ("Parvin")</li> <li>"Artificial Neural Network Implementation on a single FPGA of a Pipelined On-Line Backpropagation," R. Gadea et al, Proceedings of International Symposium on Systems Synthesis, 2000 ("Gadea")</li> <li>"Searching Genetic Databases on Splash 2," D. Hoang, 1993 ("Hoang")</li> <li>"Mapping Nested Loops to Field Programmable Gate Array Based Systems," J. Spillane and J.S.N. Jean, NAECON 1995 ("Spillane")</li> <li>"Splash 2: FPGAs in a Custom Computing Machine," D.A. Buell et al., 1996 ("Buell")</li> <li>"Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective," J. Frigo et al., February 11-13, 2001 ("Streams-C")</li> <li>"PCI-based WILDFIRE Reconfigurable Computing Engines," by B. K. Fross et al., October 21, 1996 ("Fross")</li> </ul>

1	Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
2	'311 patent	1, 3, 9, 10	The claims are invalid under 35 U.S.C. §§ 102,	• U.S. Patent Application Publication No. 2004/0034732 A1 ("Valin")
4			103, 112 as anticipated, obvious, and indefinite.	• U.S. Patent Application Publication No. 2003/0200382 A1 ("Wells")
5				<ul> <li>U.S. Patent No. 6,119,200 ("George")</li> <li>U.S. Patent Application Publication No.</li> </ul>
6				2014/0043918 A1 ("Ellis")
7				External Memory Interface Handbook Volume 3: Section III. DDR2 and DDR3
8				SDRAM Controller with UniPHY User  Guide, Altera, June 2011 ("UniPHY")
9				DDR2SOFT DDR2 Memory Controller VHDL Source Code Overview,
10				ComBlock, September 22, 2010 ("ComBlock")
11				Atria DDR I/II DRAM Controller Core,
12				Atria Logic Inc., 2009 ("Atria")  • Xilinx MIG Spartan-6 MCB ("Spartan-6")
13				<ul><li>U.S. Patent No. 8,683,166 B1 ("Flateau")</li><li>ZedBoard System with Zync-7000 Proces-</li></ul>
14				<ul><li>sor ("ZedBoard + Zynq")</li><li>U.S. Patent Application Publication No.</li></ul>
<ul><li>15</li><li>16</li></ul>				2011/0264934 A1 ("Branover")  "System- and application-level support for
17				runtime hardware reconfiguration on SoC
18				platforms," Syrivelis et al., 2006 ("Syrivelis")
19				<ul><li>U.S. Patent No. 7,836,331 B1 ("Totolos")</li><li>"SUZAKU Hardware Manual," Atmark</li></ul>
20				Techno, Inc., December 14, 2004 ("SUZAKU")
21				• U.S. Patent No. 8,476,926 B2 ("Brunham")
22				"JEDEC Standard," JEDEC Solid State Technology Association, November 2008
23				("JEDEC")
24	'867	1, 3, 4	The claims are invalid	• U.S. Patent No. 6,822,959 B2 ("Galbi")
25	patent		under 35 U.S.C. §§ 102, 103, 112 as anticipated,	<ul><li>U.S. Patent No. 7,055,016 B2 ("Phelps")</li><li>"Memory Access Schemes for Configura-</li></ul>
26			obvious, and indefinite.	ble Processors," H. Lange and A. Koch, FPL 2000: Field-Programmable Logic and

1	
2	
3	
4	
5	
6	
7	
8	
9	

11

12

13

14

15

**Patent** 

**Claims** 

**Bases of Invalidity** 

Applications: The Roadmap to Reconfigurable Computing, 2000 ("Lange") "Architectural Adaptation for Application-Specific Locality Optimizations," Xingbin Zhang et al., International Conference on Computer Design VLSI in Computers and Processors, 1997 ("Zhang") 6,662,285 U.S. Patent No. B1 ("Douglass") U.S. Patent No. 6,981,099 B2 ("Paulraj") "An FPGA Implementation of Triangle Mesh Decompression," by Tulika Mitra

U.S. Patent No. 6,182,206 B1 ("Baxter")

Relevant Prior Art Under §§ 102, 103

#### III. MICROSOFT'S ALLEGATIONS OF INVALIDITY

("Mitra")

Microsoft contends that all asserted claims of each of the patents that SRC asserts against Microsoft—the '152 Patent, the '110 patent, the '324 patent, the '800 patent, the '687 patent, and the '524 patent—are invalid. The table below identifies the claims that Microsoft alleges are invalid, along with the bases of the alleged invalidity and the relevant prior art:

16

17

18

19

20

21

22

23

24

25

26

Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
'152 patent	1-7, 11, 12, 15, 18, 21	The claims are invalid under 35 U.S.C. §§ 101, 102, 103, 112 as directed to an abstract idea, anticipated, obvious, indefinite, and lacking written description and/or enablement.	<ul> <li>US Patent No. 5,574,930 to Halverson et al. (issued November 12, 1996).</li> <li>Halverson, Richard Peyton, Jr., Ph.D, The Functional Memory Approach to the Design of Custom Computing Machines, August 1994.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the machine described in the two references cited above.</li> <li>U.S. Patent No. 5,678,021 by Pawate et al. (issued October 14, 1997).</li> <li>U.S. Patent No. 6,185,704 by Pawate et al. (issued February 6, 2001, provisional filed</li> </ul>

1	Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
2				April 11, 1997).
3				"YARDS: FPGA/MPU Hybrid Architec-
4				ture for Telecommunication Data Processing" Tsutsui et al.
5				• The pre-critical date or pre-invention date public use, public knowledge, offer for
6				sale, sale or prior invention of any version of the YARDS and/or ANT devices de-
7				scribed in the reference cited above.
8				• U.S. Patent No. 6,470,380 by Yoshizawa et al. (issued October 22, 2002, filed Octo-
9				<ul><li>ber 21, 1997).</li><li>"Splash 2: FPGAs in a custom Computing</li></ul>
10				Machine," D.A. Buell, J. M. Arnold, and W. J. Kleinfelder, IEEE Computer Society,
11				1996.
12				• The pre-critical date or pre-invention date, public knowledge, offer for sale, sale or
13				prior invention of any version of the Splash 2 system described in the reference cited
14				above.
15				• Prism II: "PRISM-II Compiler and Architecture," M. Wazlowski et al., in Proceed-
16				ings of the IEEE Workshop on FPGAs for Custom Computing Machines. 5-7 April,
17				1993.
18				• The pre-critical date or pre-invention date pubic use, public knowledge, offer for sale,
19				sale or prior invention of any version of the PRISM-II system described in the refer-
20				ence cited above.
21				• U.S. Patent No. 5,671,355 to Collins (issued September 23, 1997).
22				• The pre-critical date or pre-invention date public use, public knowledge, offer for
23				sale, sale or prior invention of any version
24				of the Collins system described in the reference cited above.
25				• U.S. Patent No. 5,835,734 to Alkalaj (issued November 10, 1998).
26				The pre-critical date or pre-invention date
				public use, public knowledge, offer for sale, sale or prior invention of any version
	L	I .	1	

1				
1	Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
3				of the Alkalaj system described in the reference cited above  "Programmable Active Memories: Recon-
4				figurable Systems Come of Age" by Vuillemin et al. ("Vuillemin")
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	'110 patent	1-7, 11, 12, 15, 18, 21	The claims are invalid under 35 U.S.C. §§ 101, 102, 103, 112 as directed to an abstract idea, anticipated, obvious, indefinite, and lacking written description and/or enablement.	<ul> <li>US Patent No. 5,574,930 to Halverson et al. (issued November 12, 1996).</li> <li>Halverson, Richard Peyton, Jr., Ph.D, The Functional Memory Approach to the Design of Custom Computing Machines, August 1994.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the machine described in the two references cited above.</li> <li>U.S. Patent No. 5,678,021 by Pawate et al. (issued October 14, 1997).</li> <li>U.S. Patent No. 6,185,704 by Pawate et al. (issued February 6, 2001, provisional filed April 11, 1997).</li> <li>"YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing" Tsutsui et al.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the YARDS and/or ANT devices described in the reference cited above.</li> <li>U.S. Patent No. 6,470,380 by Yoshizawa et al. (issued October 22, 2002, filed October 21, 1997).</li> <li>"Splash 2: FPGAs in a custom Computing Machine," D.A. Buell, J. M. Arnold, and W. J. Kleinfelder, IEEE Computer Society, 1996.</li> </ul>
<ul><li>24</li><li>25</li></ul>				The pre-critical date or pre-invention date, public knowledge, offer for sale, sale or prior invention of any version of the Splash
26				2 system described in the reference cited above.

1	Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17				<ul> <li>Prism II: "PRISM-II Compiler and Architecture," M. Wazlowski et al., in Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines. 5-7 April, 1993.</li> <li>The pre-critical date or pre-invention date pubic use, public knowledge, offer for sale, sale or prior invention of any version of the PRISM-II system described in the reference cited above.</li> <li>U.S. Patent No. 5,671,355 to Collins (issued September 23, 1997).</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the Collins system described in the reference cited above.</li> <li>U.S. Patent No. 5,835,734 to Alkalaj (issued November 10, 1998).</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the Alkalaj system described in the reference cited above</li> <li>"Programmable Active Memories: Reconfigurable Systems Come of Age" by Vuillemin et al. ("Vuillemin")</li> </ul>
18 19 20 21 22 23 24 25 26	'324 patent	1, 8, 9, 17, 18, 21, 22, 23	The claims are invalid under 35 U.S.C. §§ 101, 102, 103, 112 as directed to an abstract idea, anticipated, obvious, indefinite, and lacking written description and/or enablement.	<ul> <li>"Splash 2: FPGAs in a custom Computing Machine," D.A. Buell, J. M. Arnold, and W. J. Kleinfelder, IEEE Computer Society, 1996.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the Splash 2 system described in the reference cited above.</li> <li>"Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective," J. Frigo et al., in Proceedings of the Association for Computing Machinery (ACM), February 11-13, 2001.</li> <li>"PCI-based WILDFIRE Reconfigurable Computing Engines," B. K. Fross et al., in</li> </ul>

1	Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
2				· ·
3				Proceedings of the International Society for Optics and Photonics (SPIE) Vol. 2914, October 21, 1996.
4				The pre-critical date or pre-invention date public use, public knowledge, offer for
5				sale, sale or prior invention of any version
6				of the WILDFIRE system described in the reference cited above.
7				• U.S. Patent No. 6,182,206, "Dynamically Reconfigurable Computing using a Pro-
8				cessing Unit Having Changeable Internal
9				Hardware Organization," filed February 26, 1998; priority date April 17, 1995.
10				• "REMARC: Reconfigurable Multimedia Array Coprocessor," T. Miyamori and K.
11				Olukotun, in IEICE Transactions on Infor-
12				mation and Systems E82-D, Volume 82, pages 389-397, 1998.
13				• The pre-critical date or pre-invention date public use, public knowledge, offer for
14				sale, sale or prior invention of any version
15				of the REMARC system described in the reference cited above.
16				• "Computing Multidimensional DFTs Using Xilinx FPGAs," C. Dick, in Proceed-
17				ings of the 8th International Conference on
18				Signal Processing Applications and Technology, September 13-16, 1998
19				• "The Fast Fourier Transform on a Reconfigurable Processor," G. Donohoe, J. Pur-
20				viance, and P. Yeh, in Proceedings of the
21				NASA Earth Sciences Technology Conference, June 11-13, 2002.
22				• U.S. Patent No. 6,883,084 (issued on April 19, 2005, provisional filed July 25, 2001).
23				Mapping Applications to the RaPiD Con-
24				<ul><li>figurable Architecture to C. Ebeling et al.</li><li>Data-Driven Multicomputers to J. Gau-</li></ul>
25				<ul><li>diot</li><li>Automated Target Recognition on Splash</li></ul>
26				2, Rencher, et al.

1	Patent	Claims	<b>Bases of Invalidity</b>	Relevant Prior Art Under §§ 102, 103
2 3 4				Development of a parallel molecular dy- namics code on SIMD Computers: Algo- rithm for use of pair list criterion to Roc- catano, et al.
	'800 patent	1, 8, 9, 17, 18, 21, 22, 23	The claims are invalid under 35 U.S.C. §§ 101, 102, 103, 112 as directed to an abstract idea, anticipated, obvious, indefinite, and lacking written description and/or enablement.	<ul> <li>"Splash 2: FPGAs in a custom Computing Machine," D.A. Buell, J. M. Arnold, and W. J. Kleinfelder, IEEE Computer Society, 1996.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the Splash 2 system described in the reference cited above.</li> <li>"Evaluation of the Streams-C C-to-FPGA Compiler: An Applications Perspective," J. Frigo et al., in Proceedings of the Association for Computing Machinery (ACM), February 11-13, 2001.</li> <li>"PCI-based WILDFIRE Reconfigurable Computing Engines," B. K. Fross et al., in Proceedings of the International Society for Optics and Photonics (SPIE) Vol. 2914, October 21, 1996.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the WILDFIRE system described in the reference cited above.</li> <li>U.S. Patent No. 6,182,206, "Dynamically Reconfigurable Computing using a Processing Unit Having Changeable Internal Hardware Organization," filed February 26, 1998; priority date April 17, 1995.</li> <li>"REMARC: Reconfigurable Multimedia Array Coprocessor," T. Miyamori and K. Olukotun, in IEICE Transactions on Information and Systems E82-D, Volume 82, pages 389-397, 1998.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the REMARC system described in the</li> </ul>

- 13 -

1	Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
2 3 4 5 6 7 8 9 10 11 12 13 14 15				<ul> <li>reference cited above.</li> <li>"Computing Multidimensional DFTs Using Xilinx FPGAs," C. Dick, in Proceedings of the 8th International Conference on Signal Processing Applications and Technology, September 13-16, 1998</li> <li>"The Fast Fourier Transform on a Reconfigurable Processor," G. Donohoe, J. Purviance, and P. Yeh, in Proceedings of the NASA Earth Sciences Technology Conference, June 11-13, 2002.</li> <li>U.S. Patent No. 6,883,084 (issued on April 19, 2005, provisional filed July 25, 2001).</li> <li>Mapping Applications to the RaPiD Configurable Architecture to C. Ebeling et al.</li> <li>Data-Driven Multicomputers to J. Gaudiot</li> <li>Automated Target Recognition on Splash 2, Rencher, et al.</li> <li>Development of a parallel molecular dynamics code on SIMD Computers: Algorithm for use of pair list criterion to Rocrithm for use of pair list criterion to Rocrithm</li> </ul>
16 17 18 19 20 21 22 23 24 25 26	'687 patent	1-5, 10-13, 18, 25	The claims are invalid under 35 U.S.C. §§ 101, 102, 103, 112 as directed to an abstract idea, anticipated, obvious, indefinite, and lacking written description and/or enablement.	<ul> <li>"The Architecture of the Obelix - An Improved Internet Search Engine," P. Knezevic et al., Naval Postgraduate School, Proceedings of the 33rd Annual Hawaii International Conference on System Sciences (HICSS) Jan. 4-7, 2000, Maui, HI, USA, pp. 2145-2155</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale, or prior invention or, or derivation from, of any version of the Obelix system described in the three references cited above.</li> <li>U.S. Patent No. 6,326,806 H. Fallside et al. (issued December 4, 2001, filed March 29, 2000).</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale, or prior invention of any version</li> </ul>

1	Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
1 2 3 4 5 6 7 8 9	Patent	Claims	Bases of Invalidity	<ul> <li>Relevant Prior Art Under §§ 102, 103</li> <li>of the Fallside system described in the reference cited above.</li> <li>"A Web Based Multiuser Operating System for Reconfigurable Computing," to O. Diessel et al. in Proceedings of the Association for Computing Machinery (ACM), published during a conference held on April 12-16, 1999</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale, or prior invention of any version of the Space 2 system described in the reference above.</li> <li>"Networking Requirements and Solutions for a TV WWW Browser," to T. David et</li> </ul>
11 12				al., submitted to the Virginia Polytechnic Institute and State University on Septem-
13 14				<ul> <li>ber 17, 1997</li> <li>U.S. Patent No. 6,370,527 to A. Singhal et al. (issued April 9, 2002, filed December 29, 1998)</li> </ul>
15 16				• U.S. Patent No. 6,795,448 to P. Lee et al. (issued September 21, 2004, filed March 2, 2000)
17				<ul> <li>U.S. Patent No. 5,887,165 to S. Martel et al. (issued March 23, 1999)</li> <li>U.S. Patent No. 6,101,180 to P. Donahue</li> </ul>
18				et al. (issued August 8, 2000)  U.S. Patent No. 5,870,769 to Y. Freund (is-
19				sued February 9, 1999)  • A press release entitled "Xilinx Unveils In-
20 21				ternet Reconfigurable Logic," ("Xilinx Press Release"), published on November
22				10, 1998.  • "An Open Platform for Development of
23				Network Processing Modules in Reprogrammable Hardware," to J. Lockwood in
24				IEC DesignCon 2001 ("FPX"), published during a conference held in January of
25				2001.
26				<ul> <li>A dynamic reconfiguration run-time system to J. Burns et al.</li> <li>U.S. Patent No. 7,072,888 to A. Perkins</li> </ul>

1 Paten	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
2   3   4   5			<ul> <li>(issued July 4, 2006, filed June 16, 1999).</li> <li>U.S. Patent No. 6,230,307 to D. Davis et al. (issued May 8, 2001).</li> <li>U.S. Patent No. 6,098,065 to R. Skillen et al. (issued August 1, 2000).</li> </ul>
7	1, 2, 13, 14, 15	The claims are invalid under 35 U.S.C. §§ 101, 102, 103, 112 as directed to an abstract idea, anticipated, obvious, indefinite, and lacking written description and/or enablement.	<ul> <li>"YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing" Akihiro Tsutsui and Toshiaki Miyazaki, FPGA '97 ("Tsutsui"), presented and published at the 1997 ACM Fifth International Symposium on Field-Programmable Gate Arrays in California on February 9-11, 1997.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the YARDS and/or ANT devices described in the reference cited above.</li> <li>"Pilchard—A Reconfigurable Computing Platform With Memory Slot Interface," P. H. W. Leong, M. P. Leong, O. Y. H. Cheung, et al.,, in Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '01), pp. 170–179, Rohnert Park, California, USA, April 29, 2001-May 2, 2001.</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the Pilchard system described in the reference cited above.</li> <li>U.S. Patent No. 5,671,355 to Collins (issued September 23, 1997).</li> <li>The pre-critical date or pre-invention date public use, public knowledge, offer for sale, sale or prior invention of any version of the Collins system described in the reference cited above.</li> <li>U.S. Patent No. 5,835,734 to Alkalaj et al. (issued on November 10, 1998, filed on September 23, 1997)</li> </ul>
23   24   25   25			<ul> <li>sued September 23, 1997).</li> <li>The pre-critical date or prepublic use, public knowle sale, sale or prior invention of the Collins system descrerence cited above.</li> <li>U.S. Patent No. 5,835,734 t</li> </ul>

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

26

Patent	Claims	Bases of Invalidity	Relevant Prior Art Under §§ 102, 103
			<ul> <li>Special purpose FPGA for High-Speed Digital Telecommunication Systems to Tsutsui, et al.</li> <li>Reconfigurable Real-Time Signal Transport System using Custom FPGAs to Hyashi et al.</li> <li>U.S. Patent No. 5,857,109 to Taylor</li> <li>Microcomputer Interfacing to Harold Stone</li> </ul>

# IV. AGREED CONSTRUCTIONS

SRC and Amazon have agreed to the constructions of the following claim terms:

Claim Terms	Agreed Constructions
"A method for data processing in a reconfigurable computing system, the reconfigurable computing system comprising at least one reconfigurable processor, the reconfigurable processor comprising a plurality of functional units, said method comprising" – '324 patent, claim 1	The preamble is limiting.
"A method for data processing in a reconfigurable computing system, the reconfigurable computing system comprising at least one reconfigurable processor, the reconfigurable processor comprising a plurality of functional units, said method comprising" –'800 patent, claim 1	The preamble is limiting.
"a data driven calculation" – 800 Patent, claim 1	Computation triggered by the availability of input data
"reconfigurable logic device"  – '311 patent, claims 1, 3, 9, 10	FPGA, hybrid devices, such as a reconfigurable logic device with partial reconfiguration capabilities or an application specific integrated circuit (ASIC) device with reprogrammable regions contained within the chip

"A reconfigurable processor that instantiates an algorithm as hardware comprising" – '867 patent, claim 1

The preamble is limiting.

SRC and Microsoft have agreed to the constructions of the following claim terms:

Claim Terms	Agreed Constructions
Preamble of Claim 1 - `324 Patent and `800 Patent	The preamble is a claim limitation.
"Addressable" - `152 Patent: 1 & `110 Patent: 1	Accessible using normal memory access protocols
"Addressed" - `152 Patent: 1 & `110 Patent: 1	Accessed using normal memory access protocols
"Address" - `152 Patent: 1 & `110 Patent: 1	To access using normal memory access protocols
"a single system image of an operating system." - `687 Patent: 10, 11	an operating system that hides the heterogeneous and distributed nature of the available resources and presents them to the user and applications as a single unified computing resource
"Plurality" - `152 Patent: 1-7, 11, 12, 15, 18 and 21 & `110 Patent: 1-7, 11, 12, 15, 18 and 21	More than one
"instantiating" - `687 Patent: 1, 11	configuring

#### V. DISPUTED CLAIM TERMS

### C. Patents Common to the Amazon Case and the Microsoft Case

With respect to the commonly asserted '324 and '800 patents, the parties in both cases dispute the claim constructions for the following three terms:

- 1. "systolic" and "systolically" '324 patent: claim 1
- 2. "pass computed data seamlessly" '324/'800 patents: claim 1

14

17

18 19

20

21 22

23

24

25

26

3. "instantiating," "instantiated," and "instantiation" – '324 patent: claim 1

#### D. **Patents Asserted Against Amazon Only**

With respect to the two patents asserted against Amazon only (the '311 patent and the '867 patent), SRC and Amazon dispute the claim constructions for the following four terms:

- 1. "a data maintenance block" '311 patent: claim 1
- 2. "a data prefect unit" '867 patent: claims 1, 3, 4
- 3. "a data prefetch unit coupled to the memory, wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory" – '867 patent: claim 1
- 4. "at least the first memory and data prefetch unit are configured to conform to **needs of the algorithm"** – '867 patent: claims 1, 3, 4

#### Ε. **Patents Asserted Against Microsoft Only**

With respect to the four patents asserted against Microsoft only (the '687 patent, the '152 patent, the '110 patent, and the '524 patent), SRC and Microsoft dispute the claim constructions for the following ten terms:

- 1. A data driven calculation '800 patent: claim 1
- 2. **Memory bank** '152/'110 patents claims: 1, 3, 11, 20
- 3. Memory algorithm processor/reconfigurable memory algorithm processor '152/'110 patents claims: 1, 3, 11
- 4. **Means connecting** ... '152/'110 patents: claim 1
- 5. **Means coupling** ... '152/'110 patents: claim 11
- **Memory module bus** '524 patent: claim 1
- 7. Providing said altered data directly from said memory module bus to an exter**nal device coupled thereto** – '524 patent claim 1
- 8. The order of the steps recited in claim 1 687 patent

25

26

- 9. At an internet site '687 patent: claim 1, 18
- 10. **Demographic data** '687 patent: claim 5, 12, 13

Attached as Exhibit R is the Joint Claim Chart of SRC and Amazon and attached as Exhibit Q is the Joint Claim Chart of SRC and Microsoft. Each chart contains the corresponding parties' proposed constructions for each disputed claim term, phrase, or clause, together with an identification of intrinsic and extrinsic evidence on which each party intends to rely to support or oppose the proposed constructions.

#### VI. THE TEN MOST IMPORTANT DISPUTED CLAIM TERMS

SRC and Amazon dispute the claim constructions of seven terms only.

SRC and Microsoft dispute the claim constructions of thirteen terms, three of which are common to Amazon. A list of the ten most important disputed claim terms is below:

- 1. **Means connecting** ... '152/'110 patents: claim 1
- 2. **Means coupling** ... '152/'110 patents: claim 11
- 3. "instantiating," "instantiated," and "instantiation" '324/'800 patents: claim 1
- 4. "Providing said altered data directly from said memory module bus to an external device coupled thereto '524 patent claim 1
- 5. The order of the steps recited in claim 1 687 patent
- 6. At an internet site '687 patent: claim 1, 18
- 7. Memory algorithm processor/reconfigurable memory algorithm processor '152/'110 patents claims: 1, 3, 11
- 8. "memory bank" '152/'110 patents claims 1, 3, 11, 20
- 9. "systolic" and "systolically" '324 patent: claim 1
- 10. "memory module bus '524 patent claim 1

## VII. THE CLAIM CONSTRUCTION HEARING

Anticipated Length: Pursuant to this Court's Minute Order (Dkt. 96), the parties antici-

9

15

pate that the Claim Construction hearing will take place over two days, with three portions addressing the following patents: (1) the commonly-asserted patents (the '324 patent and the '800 patent); (2) the patents asserted only in the Amazon case (the '311 patent and the '867 patent); and (3) the patents asserted only in the Microsoft case (the '687 patent, the '152 patent, the '110 patent, and the '524 patent).

The parties anticipate that portion (1) of the Claim Construction Hearing will last approximately 2 hours, to be evenly allocated among the parties. Counsel for each party (SRC, Amazon, Microsoft) intends to present argument for each disputed term from the commonly-asserted patents.

SRC and Amazon anticipate that portion (2) of the Claim Construction Hearing will last approximately 2 hours, to be evenly allocated among the parties.

SRC and Microsoft believe that portion (3) of the Claim Construction Hearing will last approximately 5 hours, to be evenly allocated among the parties.

**Proposed Order of Presentation:** The parties propose that the hearing proceed on a term-by-term basis, according to the order in the list of disputed terms provided above, and for each term, SRC presents first followed by Amazon and/or Microsoft.

**Live Testimony:** The parties agree that live testimony at the Claim Construction Hearing is not necessary.

**Technical Tutorials:** The parties believe a technical tutorial on the subject matter of the patents would be helpful for the Court. SRC would like to present its technical tutorial through the live presentation of one of the inventors. Amazon may present its technical tutorial through the live presentation of its technical expert, Dr. Brad Hutchings. Microsoft believes that a technical tutorial can be provided by counsel the first day of the Markman hearing, but to the extent the Court would hear a presentation from SRC's inventor, Microsoft may present its technical tutorial through a live presentation by its technical expert, Dr. Henry Houh. The parties agree that any tutorial is not evidence for claim construction.

SRC and Amazon agree that the tutorial should take place before the Claim Construction

Hearing, but they have no preference as to whether it is scheduled for December 20, 2018 (the first day of the Claim Construction Hearing) or at another day prior to that. SRC and Amazon agree that 45 minutes is sufficient for each party to present its tutorial in its case. Microsoft prefers that the technical tutorial take place on December 20, 2018, but otherwise agrees that believes that 45 minutes is sufficient for each party to present its tutorial in its case

**Prehearing Conference:** SRC believes that a pre-hearing conference is necessary to address issues the parties anticipate <u>may</u> arise during or after claim construction briefing.

Amazon and Microsoft do not anticipate any issues to arise during or after claim construction briefing that may require a pre-hearing conference, but do not oppose SRC's request. Should the Court be so inclined, any issues can also be addressed (along with the tutorial) on December 20, 2018 before the Claim Construction Hearing commences on that day.

**Independent Expert:** The parties do not think the appointment of an independent expert is necessary.

Dated: November 1, 2018

2

3

4

5

6

8

10

11

12

13

14

26

15 By: s/ Karin B. Swope Mark A. Griffin, WSBA #16296 Karin B. Swope, WSBA #24015 16 KELLER ROHRBACK L.L.P. 1201 Third Avenue, Suite 3200 17 Seattle, WA 98101 18 mgriffin@KellerRohrback.com kswope@KellerRohrback.com T: (206) 623-1900 19 F: (206) 623-3384 20 Michael W. Shore\* (mshore@shorechan.com)

21 Alfonso G. Chan\* (achan@shorechan.com)
Christopher Evans\* (cevans@shorechan.com)
Ari B. Rafilson\* (arafilson@shorechan.com)
Paul T. Beeler\* (pbeeler@shorechan.com)
SHORE CHAN DEPUMPO LLP
901 Main Street, Suite 3300
Delles Tayes 75202

24 Dallas, Texas 75202 T: (214) 593-9110 25 F: (214) 593-9111

Attorneys for Plaintiffs SRC Labs, LLC & Saint Regis Mohawk Tribe in the Amazon case

By /s/ Scott M. Border

Scott M. Border\* sborder@sidley.com Joseph A. Micallef\* jmicallef@sidley.com SIDLEY AUSTIN LLP 1501 K St. NW, Suite 600 Washington, DC 20005 Tel: (202) 736-8000

Patty A. Eakes, WSBA 18888
pattye@calfoeakes.com
Emily D. Powell, WSBA 49351
emilyp@calfoeakes.com
CALFO EAKES & OSTROVSKY PLLC
1301 Second Avenue, Suite 2800
Seattle, Washington 98101
(206\_407-2200

David E. Killough, WSBA 40,185 davkill@microsoft.com 1 Microsoft Way Redmond, WA 98052 Tel: (425) 703-8865

Richard A. Cederoth\* rcederoth@sidley.com Nathaniel C. Love\* nlove@sidley.com SIDLEY AUSTIN LLP One South Dearborn Street Chicago, Illinois 60603 Tel: (312) 853-7000

\* Admitted pro hac vice Attorneys for Defendant Microsoft Corporation

### **CERTIFICATE OF SERVICE**

I hereby certify that on this 1st day of November 2018, I electronically filed the foregoing with the Clerk of the Court using the CM/ECF system, which will send notification of such filing to all counsel of record.

Dated: November 1, 2018 <u>s/ Karin B. Swope</u>

JOINT CLAIM CHART AND PREHEARING STATEMENT CASE NO. 2:18-CV-00317-JLR

KELLER ROHRBACK L.L.P.

1201 THIRD AVENUE, SUITE 3200 SEATTLE, WA 98101-3052 TELEPHONE: (206) 623-1900 FACSIMILE: (206) 623-3384